


LRW-0026 Datasheet

Parent Wafer

Si Orientation	<100>
Si Thickness	500-560 μ m
Resistivity	0.001-0.005 Ω cm
Oxide	300nm Dry Thermal Oxide

Substrate Map



Flake 1: x=6.54mm, y=2.89mm Area: >135000 μm^2 (three layers)

